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Abstract
An experimental 1.0625 Gbit/s fibre-optic media
interface has been developed within the framework
of the ALICE collaboration. First it has been used
on the Destination Interface Unit (DIU) card in the
ALICE Detector Data Link (DDL) project. The
results of this development have also been applied in
the design of the 2nd version interface cards in the
Fibre Channel S-LINK project. These applications
raised different constraints for the design of the
PCB layout, signal routing, cross section, and power
supply. The different realizations of the same media
interface circuit gave us the opportunity to carry out
thorough tests and measurements to compare and
evaluate the different solutions used in the design of
these PCBs.
Introduction
In a previous project, two media interface test boards
(MI1 and MI2) were built in order to test the available
electrical and optoelectronic interface components and
gain experience about designing PCBs of digital
circuits working at gigabit/s signaling speed. On MI1,
we used Vitesse VSC7125 10-bit electrical transceiver
chip and Methode MDX-19 optical transceiver module,
on MI2 we used HP HDMP-1526 electrical transceiver
chip. On MI1, we tried the so-called buried capacitance
technology to improve the power supply decoupling.
The follwing tests and measurements were carried out
on the experimental MI test boards:
Bare board measurements
x Buried capacitance evaluation





x Optical transceiver input impedance
Signal integrity tests
x Noise amplitude and spectrum
x waveform measurements
As the result of these tests we chose the Vitesse chip
against the HP one, and decided to keep the ‘buried
capacitance’ where other constraints on the PCB cross
section allow this.
After these preliminary studies we started to design the
media interface part of optical link interface cards in
the ALICE DDL project. The same results were used in
the S-LINK project, too, building the new version of
the S-LINK interface cards.
In the DDL project, the DIU (Destination Interface
Unit) has ben designed first. To help the designers of
the logic parts of these cards, we chose a 20-bit wide
data interface at 53.125 MHz clock speed instead of the
10-bit wide interface at 106.2 MHz. This had become
possible, because Vitesse released the 20-bit version of
his transceiver chip, VSC7126. Otherwise, this chip
has the same characteristics as the 10-bit VSC7125.
In the S-LINK project, the first version of the Fibre
Channel S-LINK cards used a standard GLM (Gigabit
Link Module) daughterboard as the media interface. As
this daughterbaord requires a lot of space and costs a
lot, we improved the FC S-LINK cards by integrating
the media interface on the board. With VSC7126 we
were able to keep the original 20-bit data interface, did
not have to move to 10-bit.
The DDL SIU (Source Interface Unit) card is the next
link card where the same media interface will be
applied.
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Block Diagram of a Link Card
parallel 20-bit,




















The media interface circuit has TTL compatible, 20-bit-
wide data interface at 53.125 MHz clock speed. The
Fiber Channel compatible electrical transceivers make
the serialization/deserialization of the encoded data.
The serial encoded data is transmitted and received at
the rate of 1062.5 Mbit/s. These differential PECL
signals are connected to the optical transceiver module
that can be Fiber Channel or Gigabit Ethernet
compatible. (FC optical transceivers are designed to
work at 1062.5 Mbit/s, while Gigabit Ethernet
transceivers can work up to 1250 Mb/s.) The optical
interface is a duplex SC connector compatible with
both Fiber Channel and Gigabit Ethernet standards. For
the simplest test setup, the optical signal can loop back
to the receiver.
The main features of the media interface design on the
DIU card can be seen in Figure 2.
High -Speed
Technology
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Main Features of the MI Design
Components used and tested
FibreChannel transceiver chip:
• VITESSE  VSC7126QX
Optical tansceiver modules:
• Methode  MDX19-6-1-S
• MOLEX  86990-9010
8-layer board with BC*
*Burried capacitance:
This distributed capacitance
made of the power planes
themselves decouples the

















+5v power  supply filtering:
Extra +5v power supply filter ing at the 





C2, C3, C7 100nF




These applications raised different constraints on the
design of the PCB layout, signal routing, cross section,
and power supply. We laid emphasizes on the careful
layout design keeping the general rules of high-speed
board design and the instructions in the application
notes of the components used. However, it was not
possibe to keep every rule without compromise
everywhere because of the constraints of the actual
physical arrangement.
The main difficulty in the design of the FC S-LINK
card has been that the same single PCB layout has to
serve 4 different mounting options. These are the
combinations of the following two alternatives:
x
 
copper media (skipping the optical transceiver
module) – optical media
x
 
Media connector mounted on the top side –
bottom side of the PCB.
The DIU card is a small form factor PCB populated
with components very densly. This raised difficulties
for the optimal routing of the signal traces. The SIU
card will have an even smaller size meaning a real
challenge to design and route the PCB.
The different realizations of the same media interface
circuit gave us the opportunity to carry out thorough
tests and measurements to compare and evaluate the
different solutions used in the design of these PCBs.
We carried out a lot of measurements on the DIU and
FC S-LINK boards. We mesured the followings:
x
 
Waveforms of the critical signals.
x
 
Jitter of the high-speed serial signals
x
 
Power supply noise amplitude and spectrum




 HP 54120 oscilloscope mainframe
x
 
HP 54121T  TDR unit
x
 
The setup for measuring the waveforms of the serial
signals can be seen in Figure 4.
High -Speed
Technology
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Serial waveform measurements
Op tica l T ra nsceiv er
AC  c oup le d, 
T X+, T X-  line s a re  intern ally
 t erm ina ted with  50 oh m
VS C71 26









D C pu ll-do wn  r esis to rs
50  ohm  l ine  ter m ina tio n s
O n  al l pi ctu re s, wa veforms  a re 
s ho w n in  th e  fol low in g or d er :
4 70  om  ch ip re sis i tor s w ere u se d a s  pr ob e s
w ith  th e 50  oh m , D C co up le d  os cil lo sc ope
i np uts. How ev e r, t he atten ua tio n wa s s et  to
1 0.  Th us , a m pli tud e m e as ure m ent  re s ults
s ho wn  in  th e fig ur e s m u st  be  m ulti p l ied  b y
1 .0 6 to g et  th e cor rec t v alu e.
A ll  me as ur em en ts  shown  in t he 






The results of the test are summarized in the following
points.
5. Signal-integrity tests
We have carried out a lot of signal waveform
measurements at various conditions. Typical signal and
noise waveforms can be shown in the following figures.
(See Figure 3-8.) The PECL signals are nice. The
reasons of the small distortions on the waveforms can
be identified. On the transmit lines it happens because
of the reactance of the internal input terminations of
the optical module; on the receive lines on MI1 it is
resulted by the not-ideal placement of the line
termination resistors. We could not place them at the
very end of the signal trace. This can be improved later.
The reactive component of the impedance of the inputs
of the optical module may also be compensated to
further improve the signal quality. The power supply
noise levels were measured at several places on the
board. The amplitude of the noise is low, it is far below
the level that can cause problems in the operation of the
media interface. There is very few noise propagated
back to the power supply. The SSN results are also
satisfying, the transients are small enough, and are
attenuated within a time window, when no sampling of
the data occur. See Figure 9.
Conclusions
x
 The 3.3V VSC7125 transceiver chip has
significantly lower power consumption than
HDMP1526.
x
 Methode transceiver MDX-19 has built-in
termination. It can be compensated for a
better signal shape.
x
 Buried capacitance and careful placement of
the discrete decoupling capacitors make quiet
board.
x
 Signal integrity questions, including power
supply noise, signal shape distortions,
simultaneous switching noise and others, can
be handled in such 100Mb/s parallel - 1Gb/s
serial media interface card designs.
The results of these tests allow us to safely integrate
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Methode OT - 5m cable
 C h. 1     =  600 .0 mVo lts/di v  Offset    =  2.168  Volts
 C h. 2     =  600 .0 mVo lts/di v  Offset    =  2.200  Volts
 C h. 3     =  600 .0 mVo lts/di v  Offset    =  400.0 mVolts
 C h. 4     =  600 .0 mVo lts/di v  Offset    =  400.0 mVolts
 T imebas e  =  1.0 0 ns/d iv   Delay     =  36.200 0 ns  
 C h. 3 P arameters               F req.     =  528 .207 M Hz  Period    =  1.8932   ns  
 R ise Ti me = -3.3 298  n s   +  Width   =  966 .6   p s   - Width    =  926.6   ps  
 F all Ti me =  3.4 028  n s   P reshoot  =  0.0 00  %  Oversho ot =  0.000  %
 P -P Vol ts =  895 .31 mV olts  R MS Volts =  467 .67 mV olts  Dutycyc le =  51.05  %
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Methode OT - 5m cable and
cca 7.3 dB attenuation
 Ch. 1     =   600.0 mVolts/div  Off set    =   2.168   Volts
 Ch. 2     =   600.0 mVolts/div  Off set    =   2.200   Volts
 Ch. 3     =   600.0 mVolts/div  Off set    =   400.0  mVolts
 Ch. 4     =   600.0 mVolts/div  Off set    =   400.0  mVolts
 Timebase  =   1.00 ns/div   Del ay     =   36.20 00 ns  
 Ch. 3 Param eters              Fre q.     =  528.5 96 MHz  Per iod    =   1.891 8  ns  
 Rise Time =  -1.2936  ns   + W idth   =  948.2    ps   - W idth   =   943.6    ps  
 Fall Time =   2.8006  ns   Pre shoot  =  0.000   %  Ove rshoot =   0.000   %
 P-P Volts =   764.06 mVolts  RMS  Volts =  452.6 1 mVolt s  Dut ycycle =   50.12   %
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Molex OT - 5m cable
 C h. 1      =   600. 0 mV ol ts/ di v  O ffse t    =   2.16 8  V ol ts
 C h. 2      =   600. 0 mV ol ts/ di v  O ffse t    =   2.20 0  V ol ts
 C h. 3      =   600. 0 mV ol ts/ di v  O ffse t    =   400. 0 mV ol ts
 C h. 4      =   600. 0 mV ol ts/ di v  O ffse t    =   400. 0 mV ol ts
 T imeb as e  =   1.00  n s/ di v   D elay      =   36.5 00 0 ns   
 C h. 3  P ar am et ers              F req .     =   529 .71 7 MH z  P erio d    =   1.88 78   ns   
 R ise Ti me  =  - 1.39 26   ns    +  Wi dt h   =   991 .8   ps    -  Wid th    =   896. 0   ps   
 F all Ti me  =   1.15 22   ns    P res ho ot   =   0.0 00  %  O vers ho ot  =   6.87 5  %
 P -P V ol ts  =   801. 56  m Vo lts  R MS Vo lt s =   477 .64  m Vo lt s  D utyc yc le  =   52.5 3  %
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Molex OT - 5m cable and
cca. 7.3 dB attenuation
 Ch. 1     =  60 0.0 mVolts/div  Offset    =  2. 168  Volts
 Ch. 2     =  60 0.0 mVolts/div  Offset    =  2. 200  Volts
 Ch. 3     =  60 0.0 mVolts/div  Offset    =  40 0.0 mVolts
 Ch. 4     =  60 0.0 mVolts/div  Offset    =  40 0.0 mVolts
 Timebase  =  1. 00 ns/div   Delay     =  36 .5000 ns  
 Ch. 3 Parameter s              Freq.     =  52 9.268 MHz  Period    =  1. 8894  ns  
 Rise Time =  47 8.2   ps   + Width   =  93 5.6   ps   - Width   =  95 3.8   ps  
 Fall Time =  51 5.2   ps   Preshoot  =  0. 000  %  Overshoot =  6. 944  %
 P-P Volts =  72 1.87 mVolts  RMS Volts =  45 5.34 mVolts  Dutycycle =  49 .51  %
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Molex OT - cca. 245 m cable
 C h. 1      =   600. 0 mV ol ts/ di v  O ffse t    =   2.16 7  V ol ts
 C h. 2      =   600. 0 mV ol ts/ di v  O ffse t    =   2.20 0  V ol ts
 C h. 3      =   600. 0 mV ol ts/ di v  O ffse t    =   400. 0 mV ol ts
 C h. 4      =   600. 0 mV ol ts/ di v  O ffse t    =   400. 0 mV ol ts
 T imeb as e  =   1.00  n s/ di v   D elay      =   29.5 00 0 ns   
 C h. 3  P ar am et ers              F req .     =   527 .03 7 MH z  P erio d    =   1.89 74   ns   
 R ise Ti me  =   480. 6   ps    +  Wi dt h   =   926 .8   ps    -  Wid th    =   970. 6   ps   
 F all Ti me  =   389. 0   ps    P res ho ot   =   0.0 00  %  O vers ho ot  =   6.04 0  %
 P -P V ol ts  =   740. 62  m Vo lts  R MS Vo lt s =   463 .56  m Vo lt s  D utyc yc le  =   48.8 4  %
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Electrical loopback with
microcoax (OT is removed)
 Ch. 3     =  60 0.0 mVolts/div  Offset    =  40 0.0 m Vo lts
 Ch. 4     =  60 0.0 mVolts/div  Offset    =  40 0.0 m Vo lts
 Timebase   =  1. 00 ns/div   Delay     =  28 .2400  n s  
 Ch. 3 Pa ra meter s              Freq.     =  533.276 MHz  Period    =  1. 8752  n s  
 Rise Tim e = -1. 2212  ns   + Width   =  967.0   ps   - Width   =  90 8.2   p s  
 Fall Tim e =  8. 5574  ns   Preshoot   =  0.000  %  Overshoo t =  0. 000  %
 P-P Volt s =  1. 0265  Volts  RMS Volt s =  493.15 mVolts  Dutycycl e =  51 .56  %
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Noise Spectrum
at Different Points on the Card
RES BW 3. 0/  MHz VBW 1 MHz SWP 44. 0/  msec
AT 1 0/  dBREF . 0/  dBm
LOG
 10/  dB/
START 1 0/  kHz STOP 2.2 0/ 0/  GHz
  -35. 0/ 1 dBm
MKR 2 0/ 9 MHz
PEAK
13:47:48 APR 2 0/ , 1998
RES BW 3. 0/  MHz VBW 1 MHz SWP 44. 0/  msec
AT 1 0/  dBREF . 0/  dBm
LOG
 10/  dB/
START 1 0/  kHz STOP 2.2 0/ 0/  GHz
  -55.46 dBm
MKR 2 0/ 9 MHz
PEAK
13:56:14 APR 2 0/ , 1998
RES BW 3. 0/  MHz VBW 1 MHz SWP 44. 0/  msec
AT 1 0/  dBREF . 0/  dBm
LOG
 10/  dB/
START 1 0/  kHz STOP 2.2 0/ 0/  GHz
  -47. 0/ 0/  dBm
MKR 2 0/ 9 MHz
PEAK
13:5 0/ :25 APR 2 0/ , 1998
C1 C22
C4
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Terminated and unterminated
clock signals
 Ch. 1     =  2.000  volts/div  Offset    = -2.000  volts
 Ch. 2     =  2.000  volts/div  Offset    =  6.000  volts
 Timebase  =  5.00 ns/div   Delay     =  10.000  ns  
 Memory 1  =  2.000  volts/div  Offset    = -2.000  volts
 Timebase  =  5.00 ns/div   Delay     =  10.000  ns  
 Memory 2  =  2.000  volts/div  Offset    =  6.000  volts
 Timebase  =  5.00 ns/div   Delay     =  10.000  ns  
 -15.000  ns    10.000  ns    35.000  ns  
CH1: ROCLKx2 on pin 226 of ENDEC




Team4th Workshop on Electronics for LHC Experiments, 21-25 Sept 1998  14
 Ch. 2     =  201.6 mVolts/div  Offset    =  2.199  Volts
 Timebase  =  100  ps/div   Delay     =  32.7640 ns  
 Window 1  =  2.4000  Volts  Window 2  =  2.4000  Volts  Delta Windo= 0.0000  Volts
 Upper     =  84.55  %  Lower     =  16.05  %  Delta %   =  68.49  %
 Start     =  33.0999 ns   Stop      =  33.0587 ns   Delta T   =  41.2    ps  
 # Samples =  500        Mean      =  33.0793 ns   Sigma     =  20.6    ps  
  32.7640 ns    33.2640 ns    33.7640 ns  
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